M88DR5RCD01  -  DDR5 Registering Clock Driver (RCD)

M88DR5RCD01 is a two-channel, single-ended DDR5 registering clock driver (RCD) with parity for driving and buffering the Command/Address (CA) bus, Chip Selects, and clock between the host controller and the DDR5 SDRAMs. The RCD supports RDIMM and LRDIMM modes with the operation speed up to DDR5-4800. It provides 1:2 registering buffer for 7-bit DDR or SDR Command/Address inputs and 2-bit control signals for each channel, with the operating voltage of 1.1V (VDD). The RCD can be used independently as a central buffer on an RDIMM or used in conjunction with specified number of DDR5 Data Buffers (DB) on an LRDIMM to provide DDR5 memory interface solution with high capacity, high speed and low power for the next-generation server platforms.



FeatureApplication

Speed up to DDR5-4800

Two-channel, 1:2 registering buffer for 7-bit DDR or SDR Command/Address inputs and 2-bit control signals per channel

Integrated PLL clock driver distributing one differential clock signal to five differential clock pairs per channel

VDD voltage support: 1.1V

Dual chip selects support

Parity checking across CA and DPAR inputs separately on two sub-channels

4-tap Decision Feedback Equalization (DFE) on DCA host-interface receivers

Rx loopback mode support for debugging, testing and/or training purposes

CS, CA and DFE calibration training modes support

Output characteristics configurable through register words

Sideband interface support

Several power saving modes support: PDE power down mode, DRAM power down mode with ODT control, Clock stop power down mode.

Low power consumption

Green package: 240-ball Fine-pitch Ball Grid Array (FBGA)

High-performance DDR5 RDIMM and LRDIMM

© 2006 – 2020 Montage Technology. All rights reserved. 滬公網安備 31010402005357號, 滬ICP備18002431號-2
街机千炮捕鱼联网版 山西快乐10分口诀 东京1.5分彩必中计划 上海福彩时时乐开奖 广东11选5调整时间 最好的股票软件排行榜 安徽体彩11选5开奖号码查询 山西省十一选五最牛 股票k线图中几条不 青海体彩十一选五开奖一定牛 赌博运气规律 pk10网站 河北20选5预测推荐 pk10全天免费冠军计划 湖南快乐十分走势图 武汉股票配资 湖北11选5走势图手机版